Overview
IP core to implement a burst-mode direct-sequence spread-spectrum (DSSS) modem for transmitting and receiving UDP data frames over a wireless or cable medium. The entire VHDL source code is deliverable. It is portable to a variety of FPGA targets
-
The IP core includes
- DSSS modulation/demodulation
- Error correction
- IP protocol stack and Ethernet MAC
