


AZ
 Mobile Satellite Services
 18221A Flower Hill Way
 Gaithersburg, MD 20879
 JSA

Title
COM-1700 / MAIN


Size B	Document Number Y12004	Rev 1
Date: Friday, June 14, 2013	Sheet 1	of 18

ADC1 (IF or baseband I)



AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title COM-1700 / ADC1		
Size B	Document Number Y12004	Rev 1
Date: Wednesday, June 12, 2013	Sheet 2	of 18


ADC2 (baseband Q)



AZ Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title COM-1700 / ADC2		
Size B	Document Number Y12004	Rev 1
Date: Wednesday, June 12, 2013 Sheet 3 of 18		

TRANSCIEVER INTERFACE


Differential analog I/O
Right-angle 2 row x 20 positions (40 pin) 2mm Connector




AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1700 / ANALOG INTERFACE		
Size B	Document Number Y12004	Rev 2
Date:	Wednesday, June 12, 2013	Sheet 4 of 18

(26MHz) TCXO

2ppm tolerance, 0.5ppm over -30/+85C, 1ppm/year aging



(10MHz) EXTERNAL FREQUENCY REFERENCE



AZ
Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
USA

Title
COM-1700 / CLOCKS



Size B Document Number
Y12004

Rev
2

Date: Friday, June 14, 2013



Sheet 5 of 18

DAC (1 baseband channel)



AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title COM-1700 / DAC		
Size B	Document Number Y12004	Rev 2
Date: Wednesday, June 12, 2013		
Sheet		6 of 18

DAC (1 baseband channel)



AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title COM-1700 / DAC		
Size B	Document Number Y12004	Rev 2
Date: Wednesday, June 12, 2013		
Sheet		7 of 18

CARD-EDGE RIGHT SIDE

PCB TOP SIDE

PCB BOTTOM SIDE

RIGHT_CONN_A1 (RA1N)	1	A1	50	RIGHT_CONN_B1 (RB1N)	B1
RIGHT_CONN_A2 (RA1P)	2	A2	51	RIGHT_CONN_B2 (RB1P)	B2
RIGHT_CONN_A3 (RA2N)	3	A3	52	RIGHT_CONN_B3 (RB2N)	B3
RIGHT_CONN_A4 (RA2P)	4	A4	53	RIGHT_CONN_B4 (RB2P)	B4
RIGHT_CONN_A5 (RA3N)	5	A5	54		
RIGHT_CONN_A6 (RA3P)	6	A6	55	RIGHT_CONN_B6 (RB3N)	B5
RIGHT_CONN_A7 (RA4N)	7	A7	56	RIGHT_CONN_B7 (RB3P)	B6
RIGHT_CONN_A8 (RA4P)	8	A8	57	RIGHT_CONN_B8 (RB4N)	B7
RIGHT_CONN_A9 (RA5N)	9	A9	58	RIGHT_CONN_B9 (RB4P)	B8
RIGHT_CONN_A10 (RA5P)	10	A9	59	RIGHT_CONN_B10 (RB5N)	B9
RIGHT_CONN_A11 (RA6N)	11	A10	60	RIGHT_CONN_B11 (RB5P)	B10
RIGHT_CONN_A12 (RA6P)	12	A11	61	RIGHT_CONN_B12 (RB6N)	B11
RIGHT_CONN_A13 (RA7N)	13	A12	62	RIGHT_CONN_B13 (RB6P)	B12
RIGHT_CONN_A14 (RA7P)	14	A13	63	RIGHT_CONN_B14 (RB7N)	B13
RIGHT_CONN_A15 (RA8N)	15	A14	64	RIGHT_CONN_B15 (RB7P)	B14
RIGHT_CONN_A16 (RA8P)	16	A15	65	RIGHT_CONN_B16 (RB8N)	B15
RIGHT_CONN_A17 (RA9N)	17	A16	66	RIGHT_CONN_B17 (RB8P)	B16
RIGHT_CONN_A18 (RA9P)	18	A17	67	RIGHT_CONN_B18 (RB9N)	B17
RIGHT_CONN_A19 (RA10N)	19	A18	68	RIGHT_CONN_B19 (RB9P)	B18
RIGHT_CONN_A20 (RA10P)	20	A19	69		B19
RIGHT_CONN_A21 (RA11N)	21	A20	70	RIGHT_CONN_B21 (RB10N)	B20
RIGHT_CONN_A22 (RA11P)	22	A21	71	RIGHT_CONN_B22 (RB10P)	B21
RIGHT_CONN_A23 (RA12N)	23	A22	72	RIGHT_CONN_B23 (RB11N)	B22
RIGHT_CONN_A24 (RA12P)	24	A23	73	RIGHT_CONN_B24 (RB11P)	B23
RIGHT_CONN_A25 (RA13N)	25	A24	74	RIGHT_CONN_B25 (RB12N)	B24
RIGHT_CONN_A26 (RA13P)	26	A25	75	RIGHT_CONN_B26 (RB12P)	B25
RIGHT_CONN_A27 (RA14N)	27	A26	76	RIGHT_CONN_B27 (RB13N)	B26
RIGHT_CONN_A28 (RA14P)	28	A27	77	RIGHT_CONN_B28 (RB13P)	B27
RIGHT_CONN_A29 (RA15N)	29	A28	78	RIGHT_CONN_B29 (RB14N)	B28
RIGHT_CONN_A30 (RA15P)	30	A29	79	RIGHT_CONN_B30 (RB14P)	B29
RIGHT_CONN_A31 (RA16N)	31	A30	80		B30
RIGHT_CONN_A32 (RA16P)	32	A31	81	RIGHT_CONN_B32 (RB15N)	B31
RIGHT_CONN_A33 (RA17N)	33	A32	82	RIGHT_CONN_B33 (RB15P)	B32
RIGHT_CONN_A34 (RA17P)	34	A33	83	RIGHT_CONN_B34 (RB16N)	B33
RIGHT_CONN_A35 (RA18N)	35	A34	84	FPGA_DATA9 (RDWR B)	B34
RIGHT_CONN_A36 (RA18P)	36	A35	85	FPGA_DATA9 (CCLK)	B35
RIGHT_CONN_A37 (RA19N)	37	A36	86	FPGA_DATA7 (D7)	B36
RIGHT_CONN_A38 (RA19P)	38	A37	87	FPGA_DATA6 (D6)	B37
RIGHT_CONN_A39 (RA20N)	39	A38	88	FPGA_DATA5 (D5)	B38
RIGHT_CONN_A40 (RA20P)	40	A39	89	FPGA_DATA4 (D4)	B39
RIGHT_CONN_A41 (RA21N)	41	A40	90	FPGA_DATA3 (D3)	B40
RIGHT_CONN_A42 (RA21P)	42	A41	91		B41
RIGHT_CONN_A43 (RA22N)	43	A42	92	FPGA_DATA2 (D2)	B42
RIGHT_CONN_A44 (RA22P)	44	A43	93	FPGA_DATA1 (D1)	B43
RIGHT_CONN_A45 (RA23N)	45	A44	94	FPGA_DATA0 (D0)	B44
RIGHT_CONN_A46 (RA23P)	46	A45	95	FPGA_PROG3 (DONE)	B45
	47	A46	96	FPGA_PROG2 (CSI B)	B46
	48	A47	97	FPGA_PROG1 (PROG B)	B47
M&C_2 (RIGHT_TX)	49	A48	98	M&C_1 (RIGHT_RX)	B48
		A49			B49


98-PIN STRADDLE MOUNT CONNECTOR

PCIe 98PIN Edge Conn


FPGA (RE)CONFIGURATION



HIGH-SPEED LVDS I/Os





MONITORING & CONTROL




AK + AZ
Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
JSA

Title		
COM-1700 / CONNECTORS		
Size	Document Number	Rev
B	Y12004	1
Date:	Wednesday, June 12, 2013	Sheet 8 of 18


FPGA (RE)CONFIGURATION & COMMS



FPGA CONFIGURATION




Layout Note:
 - Route UC_CTRL1 as 50ohm trace
 - place termination 100Rs closest to FPGA



FPGA JTAG header compatible with Xilinx 2x7 2mm connector


FPGA LEFT SIDE, 3.3V I/O



CLKREF25 Internal frequency reference (from LAN PHY crystal)

D_CNTRL[1-5] Digital controls for an external transceiver


HIGH-SPEED LVDS I/Os



RS422 RX



Sensitive Input Clock Traces



Layout Note:
 Place clock capacitors close to the FPGA


AZ
 Mobile Satellite Services
 18221A Flower Hill Way
 Gaithersburg, MD 20879
 USA

Title
COM-1700 / FPGA BANK2

Size B Document Number
Y12004

Date: Wednesday, June 12, 2013 Sheet 9 of 18

FPGA RIGHT SIDE, 3.3V I/O






ADC_CLK[0-1] Higher-stability frequency reference: External frequency reference (MCMX connector) or Internal TCXO

RIGHT_CONN_A[1-40]

RIGHT_CONN_B34

CLKREF Higher-stability frequency reference: External frequency reference (MCMX connector) or Internal TCXO

FPGA BOTTOM SIDE, 1.8V I/O



AZ
Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
USA




Title: **COM-1700 / FPGA BANKS01**

Size B Document Number **Y12004**


Date: Wednesday, June 12, 2013 Sheet 10 of 18

FPGA TOP SIDE, 2.5V I/O


- LAN_CTRL_[1-5]
- LAN_TX_[1-6]
- LAN_RX_[1-6]
- USB_DATA[0-7]
- USB_CTRL[0-3]
- USB_REFCLK60



AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1700 / FPGA BANK3		
Size B	Document Number Y12004	Rev 1
Date: Wednesday, June 12, 2013	Sheet 11 of 18	



AZ + MS		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1700/LAN PHY		
Size	Document Number	Rev
B	Y12004	2
Date:	Wednesday, June 12, 2013	Sheet 12 of 18



AK+A2
 Mobile Satellite Services
 18221A Flower Hill Way
 Gaithersburg, MD 20879
 JSA

COM-1700 / MICRO

Document Number: **Y12004**

Date: Wednesday, June 12, 2013

Sheet 13 of 18

Rev 2

+5V, internal protection
Green Terminal Block
OPERATIONAL RANGE: 4.75 - 5.5V


Filter

Reverse Voltage Protection

Transient Voltage Suppression

Over Voltage Protection (5.85V, 1.5A)

Layout Note:
 FR4, Q1, Q2 & Q4 must be placed and routed for a high current throughput.





REGULATED 3.3V


Layout Note:
 Place Vin caps as close as possible to Vcc and GND pins

NCP1599MNTWG DC/DC converter:
 3A max peak output current
 1MHz switching

solder during post-assembly tests



PCB Mounting Holes




AZ Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title COM-1700 / POWER1		
Size B	Document Number Y12004	Rev 1
Date: Wednesday, June 12, 2013	Sheet 14	of 18

FPGA Vccint 1V 3A

NCP1599MNTWG DC/DC converter:
3A max peak output current
1MHz switching


solder during
post-assembly
tests



FPGA 1.2V 3A

NCP1599MNTWG DC/DC converter:
3A max peak output current
1MHz switching



Layout Note:
Place Vin caps as close as possible to Vcc and GND pins



FPGA 2.5V 3A

NCP1599MNTWG DC/DC converter:
3A max peak output current
1MHz switching


Layout Note:
Place Vin caps as close as possible to Vcc and GND pins



FPGA 1.8V 3A

NCP1599MNTWG DC/DC converter:
3A max peak output current
1MHz switching

Layout Note:
Place Vin caps as close as possible to Vcc and GND pins




AZ
Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
JSA

Title
COM-1700 / POWER2


Size	Document Number	Rev
B	Y12004	1

Date: Wednesday, June 12, 2013 Sheet 15 of 18

RS-422/RS-485 DRIVERS




AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title		
COM-1700 / SERIAL IO		
Size	Document Number	Rev
B	Y12004	1
Date: Wednesday, June 12, 2013		
Sheet 16 of 18		




AZ + MS		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1700/USB		
Size B	Document Number Y12004	Rev 1
Date: Wednesday, June 12, 2013	Sheet 17	of 18

BAND-PASS FILTER

Bandpass filter
Center: 70 MHz
Modulator Bandwidth: 20 MHz max



Frequency plans:
a) 70 MHz IF, 20MHz max modulation BW, 56 MSamples/s IF undersampling
b) 140 MHz IF, 20 MHz max modulation BW, 80 MSamples/s IF undersampling
c) custom



AZ Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title COM-1700 / VGA		
Size B	Document Number Y12004	Rev 2
Date: Wednesday, June 12, 2013	Sheet 18	of 18