

COM-3006 PCS FREQUENCY BAND [1850 – 2050 MHz] RECEIVER


Key Features

- PCS frequency band [1850 2050 MHz] receiver.
- Sensitivity: -53 dBm RF input for full scale 10-bit output samples.
- Built-in RF AGC, 70 dB dynamic range.
- Low phase-noise frequency synthesizer can be tuned over entire range by steps of 100, 31.25 or 25 KHz.
- 8 preset frequencies for fast (<2ms) local oscillator frequency tuning.
- Selectable internal / external 10 MHz frequency reference for the frequency synthesizer.
- Dual 10-bit Analog-to-Digital converters, 40 Msamples/s.
- Two baseband filtering options:
 - Narrow-band applications (<300 KHz)
 - Wideband applications (< 20 MHz).
- SMA connectors. Single 5V supply. Connectorized 3"x 3" module for ease of prototyping.

For the latest data sheet, please refer to the **ComBlock** web site: <u>www.comblock.com/download/com3006.pdf</u>. These specifications are subject to change without notice.

For an up-to-date list of **ComBlock** modules, please refer to <u>www.comblock.com/product_list.htm</u>.

Block Diagram





(shown without shield)

Electrical Interface

Inputs / Outputs

Inputs Definition		
Inputs RF IN	1850 - 2050 MHz.	
KI_IN	J3 SMA male connector. 50 Ohm	
	impedance. Receiver sensitivity: -53 dBm at	
	RF input for full scale signal at	
	A/D converter.	
	Maximum input (operating):	
	-5 dBm	
	Maximum input (no damage):	
	+10 dBm	
	AGC range: 70 dB.	
EXT_REF_CLK	External 10 MHz frequency	
	reference for frequency synthesis.	
	Sinewave, clipped sinewave or	
	squarewave.	
	Minimum level 0.5Vpp.	
	Maximum level: 3.3Vpp.	
	J7 SMA male connector.	
Digital Output	Definition	
Signals		
DATA_I_OUT[9:0]	In-phase baseband signal.	
	10-bit digital samples.	
	40 Msamples/s. Unsigned.	
DATA_Q_OUT[9:0]	Quadrature baseband signal.	
	10-bit digital samples.	
CLK_OUT	40 Msamples/s. Unsigned. Digital clock. 40 Msamples/s.	
CLK_001	Read the samples at the rising	
	edge of CLK_OUT.	
ADC_CLK_OUT	Same as CLK_OUT.	
AGC_IN	Input signal to control the analog	
	gain prior to A/D conversion.	
	Can be digital (pulse-width	
	modulated) or analog.	
	The purpose is to use the	
	maximum dynamic range while	
	preventing saturation at the A/D	
	converter. 0 is the maximum	
	gain, +3V is the minimum gain.	
	Without one subscreet model	
	Without any subsequent module, the COM-3006's gain is set at its	
	maximum and may thus saturate.	
	maximum and may unus saturate.	
Control Lines	Definition	
PLL_STROBE	Low-voltage (3.3V / 0V) TTL	
	input control.	
	Used to increment the modulo-	
	N _{freq} frequency pointer (where	
	N_{freq} is defined in Register 35) in	
	a round-robin sequence.	
	Rising edge triggered.	

	-		
	Minimum pulse width: 10 µsec.		
	Connector J6 Pin A3.		
Serial Monitoring	DB9 connector.		
& Control	115 Kbaud/s. 8-bit, no parity, one		
	stop bit. No flow control.		
Power Interface	4.9 – 5.25VDC. Terminal block.		
	Power consumption is 200mA		
	typ.		

```
Important: digital I/O signals are 0-3.3V
LVTTL. Inputs are NOT 5V tolerant!
```

Configuration

Complete assemblies can be monitored and controlled centrally over a single asynchronous serial connection or, when available through adjacent ComBlocks, LAN/TCP-IP, USB, or CardBus connection.

The module configuration is stored in non-volatile memory.

Configuration (Basic)

The easiest way to configure the COM-3006 is to use the ComBlock Control Center software supplied with the module(s). After detecting the ComBlock modules (2nd button from left), highlight the COM-3006 module to be configured. Then press the settings button (3rd button from the left).

Up to eight frequencies can be stored within each module at any given time. The current frequency is selected by an index in the range 0 to 7. Frequencies must be integer multiples of the RF synthesizer step size.

A basic frequency hopping scheme can be enabled by

- (a) enabling the external trigger
- (b) entering the number of frequency hopping steps in the round-robin arrangement.

For example, by specifying 4 steps, the receiver center frequency will follow the following index sequence: 0,1,2,3,0,1,2,3,0,1, etc., the index being incremented at the rising edge of each external PLL_STROBE pulse.

ComBlock Control Center						
File Operations Functions Help	Programmers developing custom applications					
× × 🖬 🎆 🕕 🔤 😐	(using the ComBloc	<u>k API</u> instead of the supplied				
	ComBlock control	center graphical user interface)				
COM3006 PCS frequency band [1850 - 2050 MHz]	should know that fr	equency changes are enacted				
COMBOOD FCS inequency band [1850 - 2050 MHz]	upon (re-)writing to	the last register (REG35).				
COM3006 PCS frequency band [1850 - 2050 MHz] receiver Ba						
	Parameters	Configuration				
Frequency Selection: 0	RF synthesizer	Valid range 1850 MHz – 2050				
	frequency	MHz, steps of 25, 31.25 or 100				
Frequency 0: 1850000000 Hz		KHz. Expressed in Hz.				
Frequency 0: 185000000 Hz		REG0: bit 7:0 (LSB)				
		REG1: bit 15:8				
Frequency 1: 0 Hz		REG2: bit 23:16				
	External/Internal	REG3: bit 31:24 (MSB)				
Frequency 2: 0 Hz	frequency reference	0 = internal				
	nequency reference	1 = external. REG4 bit 0				
Frequency 3: 0 Hz	External controls	Enable or disable the				
	enabled/disabled	PLL_STROBE external control				
Frequency 4: 0 Hz		on the J6 connector.				
		0 = external control disabled				
Frequency 5: 0 Hz		1 = external control enabled				
		REG6: bit 1				
Frequency 6: 0 Hz	Step size selection	Chose between 100, 31.25 or 25				
		KHz step size.				
Frequency 7: 0 Hz		00 = 100 KHz step				
rrequency 7. j 0 nz		01 = 31.25 KHz step				
		10 = 25 KHz step				
Step Size: 100 KHz	Frequency selection	REG6 bits 4-3. Use to switch local oscillator				
	Frequency selection					
10 MHz External Frequency Reference		frequency among preselected values.				
		Range 0 through 7				
External Trigger		REG6 bits 7-5.				
	RF frequency 1	Preselected frequency 1.				
Number of Frequency Hopping Steps: 1	1 5	Same format as RF frequency 0.				
		REG7: bit 7:0 (LSB)				
Apply Ok Advan Cance		REG8: bit 15:8				
		REG9: bit 23:16				
		REG10: bit 31:24 (MSB)				
1	RF frequency 2	Preselected frequency 2.				
		Same format as RF frequency 0.				
Configuration (Advanced)		REG11: bit 7:0 (LSB)				

Configuration (Advanced)

Alternatively, users can access the full set of configuration features by specifying 8-bit control registers as listed below. These control registers can be set manually through the ComBlock Control Center or by software using the ComBlock API (see www.comblock.com/download/M&C reference.pdf)

All control registers are read/write.

Undefined control registers or register bits are for backward software compatibility and/or future use. They are ignored in the current firmware version.

REG12: bit 15:8

REG13: bit 23:16

RF frequency 3

REG14: bit 31:24 (MSB)

Preselected frequency 3. Same format as RF frequency 0.

REG15: bit 7:0 (LSB)

REG16: bit 15:8

REG17: bit 23:16 REG18: bit 31:24 (MSB)

RF frequency 4 Preselected frequency 4. Same format as RF frequency 0. REG19: bit 7:0 (LSB) REG20: bit 15:8 REG21: bit 23:16 REG22: bit 31:24 (MSB)
REG19: bit 7:0 (LSB) REG20: bit 15:8 REG21: bit 23:16
REG20: bit 15:8 REG21: bit 23:16
REG21: bit 23:16
REG22: bit 31:24 (MSB)
RF frequency 5 Preselected frequency 5.
Same format as RF frequency 0.
REG23: bit 7:0 (LSB)
REG24: bit 15:8
REG25: bit 23:16
REG26: bit 31:24 (MSB)
RF frequency 6 Preselected frequency 6.
Same format as RF frequency 0.
REG27: bit 7:0 (LSB)
REG28: bit 15:8
REG29: bit 23:16
REG30: bit 31:24 (MSB)
RF frequency 7 Preselected frequency 7.
Same format as RF frequency 0.
REG31: bit 7:0 (LSB)
REG32: bit 15:8
REG33: bit 23:16
REG34: bit 31:24 (MSB)
Number of RFEach time a PLL_STROBE pulse
frequencies N _{freq} in is received, the frequency pointer
the scanning list increments modulo N _{freq} .
N_{freq} is in the range $1 - 8$.
REG35: bit 7:0.

Note: Fine frequency tuning (down to Hz precision) is typically implemented digitally at the demodulator. See demodulators specifications (COM-1001, COM-1011/1018, COM-1027, COM-1008 etc) for details.

Monitoring

Parameters	Monitoring	
Version	Returns '3006-A or B' when prompted for	
	version number.	

Operations

Internal vs External frequency reference for frequency synthesizer

The PCS-band frequency generated by the frequency synthesizer is frequency-locked onto a 10 MHz reference clock. The source of this 10 MHz reference clock (internal versus external) is userselected by software commands.

In order to use the external frequency reference, connect a 10 MHz sinewave, clipped sinewave or square wave to the SMA connector J7. Then select external frequency reference by software command from the ComBlock control center.

In order to use the internal frequency reference, either physically disconnect the external 10 MHz signal at SMA connector J7, or place the external input signal in high impedance mode. Then select internal frequency reference by software command from the ComBlock control center.

Test Points

Test points are provided for easy access by an oscilloscope probe.

Test Point	Definition	
TP1	Baseband signal, I-channel, at A/D	
	converter input. The nominal amplitude is	
	1Vpp when the AGC loop is closed with	
	the following demodulator (COM-1001,	
	COM-1011/1018, COM-1027, COM-1008	
	or equivalent).	
TP2	Baseband signal, Q-channel, at A/D	
	converter input. Nominal amplitude is	
	1Vpp when the AGC loop is closed.	
PLL_LOCK	Frequency synthesizer PLL lock status.	
	Active low: '0' when locked.	
	Note: do not connect any long test cable to	
	this test point as it may inject noise into the	
	RF PLL.	
PLL_REF	Reference clock (10 MHz external or 20	
	MHz internal)	

Performance


Internal Clock Reference

The internal crystal performance is as follows:


- tolerance: \pm 75 ppm max @25C
- temperature stability (-10C to +60C): ± 50 ppm max
- aging: ±5ppm/year max @25C

Low Pass Filter

Each A/D converter is preceeded by a 4th order elliptic low-pass filter. The 3 dB cutoff frequency for model COM-3006-B (wideband applications) is 20 MHz.



COM-3006-B baseband low-pass filter frequency response. Span 100 MHz, 10dB/div.







COM-3006-A baseband low-pass filter frequency response. Span 500 KHz, 2dB/div.

Phase noise

Typical phase noise performances are: -50 dBc @100 Hz away from the carrier -63 dBc @1 KHz -68 dBc @10 KHz -95 dBc @ 100 KHz




Typical close-in phase noise 2050 MHz, external reference clock, 1 Hz resolution bandwidth, 1 KHz span, 5dB/div.



Typical phase noise 1850MHz, external reference clock, 100 Hz resolution bandwidth, 100KHz span, 10dB/div.


Spectral spurious lines are at -60 dBc or lower.

Mechanical Interface



Output Connector J4


40-pin (2 rows x 20) 2mm male connector.




Pinout

Serial Link J1

The DB-9 connector is wired as data circuit terminating equipment (DCE). Connection to a PC is over a straight-through cable. No null modem or gender changer is required.





2 Transmit 3 Receive 5 Ground

DB-9 Female

I/O Compatibility List

(not an exhaustive list)

Input	Output
	<u>COM-1001</u>
	BPSK/QPSK/OQPSK
	demodulator
	COM-1011/1018 Direct-
	sequence spread-spectrum
	demodulator
	<u>COM-1027</u>
	FSK/MSK/GFSK/GMSK
	demodulator
	COM-1008 Variable
	decimation
	COM-8002 High-speed
	data acquisition. 256MB,
	1Gbit/s, 50 Msamples/s.
	COM-2001 Dual D/A
	converter (baseband)

Configuration Management

This specification is to be used in conjunction with Atmel microcontroller software revision A.

ComBlock Ordering Information

- COM-3006-A PCS Frequency Band [1850-2050 MHz] Receiver. Narrow-band Applications.
- COM-3006-B PCS Frequency Band [1850-2050 MHz] Receiver. Wideband Applications.

MSS • 18221 Flower Hill Way #A • Gaithersburg, Maryland 20879 • U.S.A. Telephone: (240) 631-1111 Facsimile: (240) 631-1676 E-mail: sales@comblock.com