

## COM-1927 L/S-band continuous-mode CPM transceiver

### Key Features

- L/S-band modem to send and receive continuous streams over wireless, satellite or cable.
- CPM modulation: FSK,MSK,GFSK,GMSK,PCM/FM,SOQPSK-MIL,SOQPSK-TG. Programmable symbol rate, up to 39.5 MSymbols/s
- Nominal frequency of operation: 950 – 2175 MHz for direct connection to external LNB or BUC. Customization to other frequency bands within 400MHz - 3GHz is possible.
- Convolutional or Turbo code error correction.
- Built-in TCP server with gigabit Ethernet LAN port
- Supply voltage: 18 – 36VDC with reverse voltage and surge protection. (5.6V min when not supplying external LNB)
- Frequency reference: internal TCXO or input for an external, higher-stability 10 MHz frequency reference.
- Built-in tools: PRBS-11 pseudo-random test sequence, BER tester, AWGN generator, internal loopback mode.
- Monitoring:
  - Carrier frequency error
  - SNR
  - BER
-  **ComScope** –enabled: key internal signals can be captured in real-time and displayed on host computer.




For the latest data sheet, please refer to the **ComBlock** web site: <http://www.comblock.com/download/com1927.pdf>. These specifications are subject to change without notice.


For an up-to-date list of **ComBlock** modules, please refer to [http://www.comblock.com/product\\_list.html](http://www.comblock.com/product_list.html).




**Functional Block Diagram**



180009



Modulator block diagram




Coherent demodulator block diagram

## Configuration (Basic)

The easiest way to configure the COM-1927 is to use the **ComBlock Control Center** software supplied with the module on CD. Please follow the few simple steps described in the user manual “[ccchelp.pdf](#)” document to install the ComBlock Control Center software “ComBlock\_Control\_Center\_windows\_rev.exe”

Connect the LAN cable between PC and transceiver RJ45 connector labeled “M&C LAN”. Turn the transceiver power supply on and wait approximately 5-10 seconds. In the **ComBlock Control Center** window, click on the left-most button and select LAN as primary communication media. The default IP address is 172.16.1.128.

In the **ComBlock Control Center** window detect the ComBlock module(s) by clicking the  *Detect* button, next click to highlight the COM-1927 module to be configured, next click the  *Settings* button to display the *Settings* window shown below.



COM1927A L/S-band continuous CPM transceiver

COM1927 L/S-band continuous CPM transceiver Basic Settings

RF frequencies | Modulation & FEC encoding | Demodulation & FEC decoding | IP network

Transmitter

Frequency index:  [0-7] RF frequency:  Hz

Tx ALC target level:  0-4095  Transmitter on

Receiver

Frequency index:  [0-7] RF frequency:  Hz

Initial LNA gain:  0-1023 Initial RF gain:  0-4095

Initial IF gain:  0-4095 RF AGC:  ▾

IF AGC:  ▾ LNB supply:  ▾

General

Frequency 0  Frequency 1

Frequency 2  Frequency 3

Frequency 4  Frequency 5

Frequency 6  Frequency 7

Restore Default Apply Ok Advan... Cancel

COM1927 L/S-band continuous CPM transceiver Basic Settings

RF frequencies | Modulation & FEC encoding | Demodulation & FEC decoding | IP network

Input Selection: Test mode:internal PRBS-11 test sequence ▾ Data Format: NRZ-L ▾

Symbol rate: 10000000 Symbols/s Modulation index: 0.5 range 0 - 8.0

Premodulation frequency shaping filter: SOQPSK-MIL ▾

Tx center frequency offset: 0 Hz  Tx spectrum inversion

Signal amplitude: 20000 range 0-65536 Noise amplitude: 0 range 0-65536

FEC encoding enabled Turbo code encoder: rate 1/3 ▾

Restore Default Apply Ok Advan... Cancel

COM1927 L/S-band continuous CPM transceiver Basic Settings

RF frequencies | Modulation & FEC encoding | Demodulation & FEC decoding | IP network

Internal tx->rx digital loopback AGC response time: 12 0 - 14

Input center frequency: 0 Hz  AFC  Spectrum inversion


Symbol rate: 10000000 Symbols/s Modulation index: 0.7 range 0 - 8.0

Premodulation frequency shaping filter: PCM/FM (premod LPF, 3dB cutoff at BT/2 ▾ Data Format: NRZ-L ▾

FEC decoding enabled Turbo code decoder: rate 1/3 ▾

Output Selection: UDP ▾

Restore Default Apply Ok Advan... Cancel



### **Configuration (Advanced)**

Alternatively, users can access the full set of configuration features by specifying 8-bit control registers as listed below. These control registers can be set manually through the ComBlock Control Center “Advanced” configuration or by software using the ComBlock API (see [www.comblock.com/download/M&C\\_reference.pdf](http://www.comblock.com/download/M&C_reference.pdf))

All control registers are read/write. Definitions for the [Control registers](#) and [Status registers](#) are provided below.

## Control Registers

The module configuration parameters are stored in volatile (SRT command) or non-volatile memory (SRG command). The stored configuration is automatically loaded up at power up. All control registers are read/write.

Note: several multi-byte fields like the IP addresses are enacted upon (re-)writing to the last control register (REG126)

ADC sampling rate  $f_{clk\_adc} = 160$  MHz

RF	Configuration
Stored frequency $f_0$	Preselected transmitter or receiver frequency $f_0$ . (one of eight stored frequencies) Valid range 925 MHz – 2.175 GHz, expressed in Hz.  REG0: bit 7:0 (LSB) REG1: bit 15:8 REG2: bit 23:16 REG3: bit 31:24 (MSB)
Receiver frequency selection	Use to switch the receiver center frequency among preselected values. Range 0 through 7 REG6(2:0)
Transmitter frequency selection	Use to switch the transmitter center frequency among preselected values. Range 0 through 7 The rx/tx frequencies change is enacted upon writing to REG6. REG6(6:4)
Stored frequency $f_x$	Seven additional preselected frequencies $x = 1$ through 7 Same format as $f_0$ . REG(3+4*x): bits 7:0 (LSB) REG(4+4*x): bits 15:8 REG(5+4*x): bits 23:16 REG(6+4*x): bits 31:24 (MSB)
Receiver RF Gain	Initial RF gain (before the RF AGC takes over). 12-bit. 0 for the minimum gain, 4095 for the maximum gain. The receiver RF gain change is enacted upon writing to REG5. REG4: bits 7:0 (LSB) REG5(3:0): bits 11:8
Receiver IF Gain	Initial IF gain (before the IF AGC takes over). 12-bit. 0 for the minimum gain, 4095 for the maximum gain. The receiver IF gain change is enacted upon writing to REG36. REG35: bits 7:0 (LSB) REG36(3:0): bits 11:8
Receiver LNA Gain	LNA gain 10-bit. 0 for the minimum gain, 1023 for the maximum gain. The receiver IF gain change is enacted upon writing to REG41. REG40: bits 7:0 (LSB) REG41(3:0): bits 11:8
Transmitter ALC target	The transmit gain is automatically adjusted so that the measured tx power equals this field. The transmitter gain change is enacted upon writing to REG38. REG37: bits 7:0 (LSB) REG38(3:0): bits 11:8
Receiver LNA AGC loop	0 = open loop. LNA path gain is fixed by control registers. 1 = AGC on. Gain is adjusted on the basis of the RSSI measurement. REG39(0)
Receiver RF AGC loop	0 = open loop. RF path gain is fixed by control registers. 1 = AGC on. Out-of-range conditions are detected at the RF mixer and IF power detector. REG39(1)

Receiver IFAGC loop	0 = open loop. IF1 path gain is fixed by control registers. 1 = AGC on. Out-of-range conditions are detected at the IF power detector. REG39(3:2)
Transmitter ON	0 = off 1 = on REG39(6)
LNB power (13/18V) ON	The transceiver is capable of supplying up to 500mA at 13VDC or 18VDC to an external LNB. This supply voltage is multiplexed with the RF input signal onto the “RF Rx” input. 0 = LNB supply off 1 = LNB supply on <b>Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used.</b> REG43(0)
LNB power selection	0 = 13V 1 = 18V REG43(1)
<b>General Parameters</b>	<b>Configuration</b>
10 MHz outputs	10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz)
<b>General Parameters</b>	<b>Configuration</b>
FEC encoding	0 = bypassed 1 = FEC encoding enabled REG47(0)
FEC decoding	0 = bypassed 1 = FEC decoding enabled REG47(1)
Turbo code encoder Uncoded payload size in Bytes.	Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.  REG95
Turbo code encoder rate	0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0)
Turbo code encoder Encoded frame size in bits	Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is $14 \times 8 \times 3 = 336$ bits. Does not include any periodic synchronization field.  REG97 LSB REG98(6:0) (MSB)
Turbo code decoder Decoded payload size in Bytes.	Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.  REG99

Turbo code decoder rate	0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG100(3:0)
Turbo code decoder Coded frame size in bits	Coded frame size in bits. For example: when payload size is 14, rate 1/3, the coded frame size is $14*8*3 = 336$ bits. Does not include any periodic synchronization field.  REG101 LSB REG102(4:0) (MSB)
Turbo code decoder maximum number of iterations	1 – 15. Typical settings is 7. Must be an odd number REG103(3:0)
<b>CPM Demodulator Parameters</b>	<b>Configuration</b>
Tx-Rx loopback	REG42(0): enable (1) or disable(0) internal digital loopback test mode
Input frequency offset ( $f_{c\_rx}$ )	Modulated signal center frequency offset. Typically 0. It is used for fine frequency corrections, for example to correct clock drifts. 32-bit signed integer (2's complement representation) expressed as $f_{c\_rx} * 2^{32} / f_{clk\_adc}$  REG79 (LSB) - REG82 (MSB)
AGC response	Users can to optimize AGC response time while avoiding instabilities (depends on external factors such as gain signal filtering at the RF front-end and modulation symbol rate). The AGC_DAC gain control signal is updated as follows 0 = every symbol, 1 = every 2 input symbols, 2 = every 4 input symbols, 3 = every 8 input symbols, etc.... 10 = every 1000 input symbols. Valid range 0 to 14. REG83(4:0)
Symbol rate ( $f_{symbol\_rate}$ )	$f_{symbol\_rate} * 2^{32} / f_{clk\_adc}$  REG84 (LSB) - REG87 (MSB)
CIC_R	Receiver decimation factor from $f_{clk\_adc}$ to $8 * f_{symbol\_rate}$ . Valid range 1 - 16384 REG88 (LSB) – REG89 (MSB)
Modulation type	0 = rectangle (FSK, MSK) 1 = PCM/FM (premod LPF, 3dB cutoff frequency at BT/2) 2 = Gaussian (GFSK,GMSK), BT=0.7 3 = Gaussian (GFSK,GMSK), BT=0.5 4 = Gaussian (GFSK,GMSK), BT=0.3 5 = SOQPSK-MIL $(\rho,B,T_1,T_2) = (0,0,0.25,0)$ 6 = SOQPSK-TG $(\rho,B,T_1,T_2) = (0.7,1.25,1.5,0.5)$ 8 = Gaussian (GFSK,GMSK), BT=0.25  REG90(3:0)

SOQPSK sync word detection/removal	When using turbo code FEC, the periodic sync word detection and removal is automatic. When using convolutional FEC or no FEC in conjunction with SOQPSK, periodic sync word detection and removal can be enabled (1) or disabled (0) using this control bit. REG90(4)
Modulation Index h	Modulation index h. Fixed-point format 4.12 Thus, 0x0800 represents an index of 0.5 (MSK, GMSK, etc) Valid range: 0 – 7.9998 REG91 (LSB) – REG92 (MSB)
Spectrum inversion	Invert Q bit 0 = off 1 = on  REG93(0)
AFC enabled	Automatic frequency control to track the received signal center frequency. Enabled (1) / Disabled (0) REG93 (1)
AFC freeze	Freeze the AFC frequency correction at its current point (1) or track the received signal center frequency (0) REG93 (2)
FFT for wider frequency acquisition range	An FFT can be enabled to acquire signals over a frequency acquisition window of +/- 12% of the symbol rate.  Without FFT, the nominal frequency acquisition range is typically +/- 1% of the symbol rate.  Enabling the FFT introduces a delay of 512 symbols + 100us during acquisition. The FFT works reliably at Eb/No > 4 dB.  0 = disabled 1 = enabled REG93 (4)
Data formatting	0 = NRZ-L 1 = NRZ-M 2 = NRZ-S REG93(7:5)
Output selection	1 = LAN TCP port 1024 2 = UDP REG94(2:0)

CPM Modulator Parameters	Configuration
Processing clock $f_{clk\_tx}$	<p>Modulator processing clock. Also serves as DAC sampling clock.</p> <p>Expressed as <math>f_{clk\_tx} = 160 \text{ MHz} * M / (D * O)</math> where</p> <p>D is an integer divider in the range 1 - 106</p> <p>M is a multiplier in the range 2.0 to 64.0 by steps of 1.0. Fixed point format 7.3</p> <p>O is a divider in the range 2.0 to 128.0 by steps of 1.0. Fixed point format 7.3</p> <p>Note: the graphical use interface computes the best values for M, D and O.</p> <p><math>f_{clk\_tx}</math> recommended range 80-160 MHz.</p> <p>REG48(6:0) = D  REG49 = M(7:0)  REG50(1:0) = M(9:8)  REG51 = O(7:0)  REG52(2:0) = O(10:8)</p>
Symbol rate $f_{symbol\_rate}$	<p>The modulator symbol rate is in the form <math>f_{symbol\_rate\ tx} = f_{clk\_tx} / 2^n</math> where n ranges from 1 (2 samples per symbol) to 15 (symbol rate = <math>f_{clk\_tx} / 32768</math>). n is defined in REG53(3:0)</p>
Digital Signal gain	<p>16-bit amplitude scaling factor for the modulated signal.</p> <p>The maximum level should be adjusted to prevent saturation. The settings may vary slightly with the selected symbol rate. Therefore, we recommend <u>checking for saturation at the D/A converter</u> when changing either the symbol rate or the signal gain. (see status registers SREG39)</p> <p>Enacted upon writing the MSB.</p> <p>REG67 = LSB  REG68 = MSB</p>
Additive White Gaussian Noise gain	<p>16-bit amplitude scaling factor for additive white Gaussian noise.</p> <p>Because of the potential for saturation, please <u>check for saturation at the D/A converter</u> when changing this parameter. (see status registers SREG39)</p> <p>REG69 = LSB  REG70 = MSB</p>
Premodulation frequency shaping filter	<p>0 = rectangle (FSK, MSK)  1 = PCM/FM (premod LPF, 3dB cutoff frequency at BT/2)  2 = Gaussian (GFSK,GMSK), BT=0.7  3 = Gaussian (GFSK,GMSK), BT=0.5  4 = Gaussian (GFSK,GMSK), BT=0.3  5 = SOQPSK-MIL  <math>(\rho, B, T_1, T_2) = (0, 0, 0.25, 0)</math>  6 = SOQPSK-TG  <math>(\rho, B, T_1, T_2) = (0.7, 1.25, 1.5, 0.5)</math>  7 = multi-h ARTM CPM  8 = Gaussian (GFSK,GMSK), BT=0.25</p> <p>REG71(3:0)</p>
Spectrum inversion	<p>Invert Q bit. (Inverts the modulated spectrum only, not the subsequent frequency translation)</p> <p>0 = off  1 = on</p> <p>REG71(4)</p>
SOQPSK sync word insertion	<p>A periodic sync word is always inserted when using turbo code FEC.</p> <p>When using convolutional FEC or no FEC in conjunction with SOQPSK, periodic sync word insertion can be enabled (1) or disabled (0) using this control bit.</p> <p>REG71(5)</p>

<p>Input selection / format, test modes</p>	<p>Select the origin of the modulator input data stream.</p> <p>1 = LAN TCP server port 1024  3 = test sequence: internal generation of 2047-bit periodic pseudo-random bit sequence.  4 = zero input  7 = unmodulated test mode (carrier only) This helps checking the follow-on RF modulator.</p> <p>Test sequences override external input bit stream.  REG72(2:0)</p>
<p>Data formatting</p>	<p>0 = NRZ-L  1 = NRZ-M  2 = NRZ-S</p> <p>REG72(6:4)</p>
<p>Modulation Index h</p>	<p>Modulation index h. Fixed-point format 4.12  Thus, 0x0800 represents an index of 0.5 (MSK, GMSK, etc)  Valid range: 0 – 7.9998  REG73 (LSB) – REG74 (MSB)</p>
<p>Output Center frequency (<math>f_{c\_tx}</math>)</p>	<p>Fine tuning of center frequency. Typically 0 Hz.  32-bit signed integer (2's complement representation) expressed as  <math>f_{c\_tx} * 2^{32} / f_{clk\_tx}</math>  For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10<sup>th</sup> of the processing clock <math>f_{clk\_tx}</math>.</p> <p>Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth.</p> <p>REG75 (LSB) - REG78 (MSB)</p>
<p>Sinusoidal frequency offset</p>	<p>In addition to the fixed frequency offset above, a sinusoidal frequency offset can be generated to mimic Doppler rate in highly mobile applications.</p> <p>This offset is characterized by two parameters: amplitude and period.</p> <p>The amplitude (a frequency) is expressed as <math>f_{c\_amplitude} * 2^{32} / f_{clk\_tx}</math>  in the following control registers:  REG150: LSB  REG151  REG152  REG153: MSB</p> <p>The period is expressed as  <math>2^{32} / (f_{clk\_tx} * T)</math>  in the following control registers:  REG154: LSB  REG155  REG156  REG157: MSB</p>

<b>Network Interface</b>	
<b>Parameters</b>	<b>Configuration</b>
LAN1 IP address	LAN1 is for monitoring & control only. No payload data traffic. 4-byte IPv4 address. Example : 0x AC 10 01 80 designates address 172.16.1.128  REG105 (MSB) - REG108(LSB)
LAN1 Subnet mask	Typically 0x FF FF FF 00 (255.255.255.0)  REG109 (MSB) - REG112(LSB)
LAN2 IP address	LAN2 is for payload data traffic. No monitoring and control capabilities. 4-byte IPv4 address. Example : 0x AC 10 01 80 designates address 172.16.1.128 The new address becomes effective immediately (no need to reset the ComBlock).  REG113 (MSB) - REG116(LSB)
LAN2 Subnet mask	Typically 0x FF FF FF 00 (255.255.255.0)  REG117 (MSB) – REG120(LSB)
LAN MAC address LSB	REG236(7:1). To ensure uniqueness of MAC address. The MAC address most significant bytes are tied to the FPGA DNA ID. However, since Xilinx cannot guarantee the DNA ID uniqueness, this register can be set at the time of manufacturing to ensure uniqueness.
Destination IP address	4-byte IPv4 address Destination IP address for UDP frames with decoded data. REG121 (MSB) – REG124(LSB)
Destination ports	REG125(LSB) – REG126(MSB)

## Monitoring

### Status Registers

Parameters	Monitoring
Hardware self-check	At power-up, the hardware platform performs a quick self check. The result is stored in status registers SREG0-4, SREG16-18 Properly operating hardware will result in the following sequence being displayed: SREG0-SREG4 = 01 F1 1D xx 7F, where xx (bad NAND flash sectors) must be less than 10 SREG16-18 = 0x22 22 87
Power supply check	SREG4(0): PGOOD1 RF1_+3.1V SREG4(1): PGOOD2 IF1+ 3.1V SREG4(2): PGOOD3 A_+4.75V SREG4(3): PGOOD4 MOD_+4.8V SREG4(4): PGOOD5 TX_SYNTH_+3.3V SREG4(5): PGOOD6 RX_+4.75V SREG4(6): PGOOD7 RX_SYNTH_+3.3V Overall valid response: 0x7F
RSSI	Received signal strength indicator. 12-bit number Practical range -70 to -5 dBm after LNA See RF_POWER_DET1 in schematic. SREG5 = LSB SREG6(3:0) = MSB
Received power at RF mixer	Power detection at RF mixer. Target is 0xEC0 while the RF AGC is tracking See RF_POWER_DET2 in schematic. SREG7 = LSB SREG8(3:0) = MSB
Received power at IF	Power detection at IF after bandpass filter and IF gain control. Target is 0xE80 while the IF AGC is tracking. See IF1_POWER_DET in schematic. SREG9 = LSB SREG10(3:0) = MSB
Transmit power	Power detection at the RF transmit output. See TX_POWER_DET in schematic. SREG11 = LSB SREG12(3:0) = MSB
RF synthesizers locked	'1' when locked SREG19(0): rx synthesizer locked SREG19(1): tx synthesizer locked
FEC codec type	0 = convolutional K=7 rate 1/2 1 = turbo-code SREG19(2)

<b>Demodulator monitoring</b>	
Carrier lock status	SREG20(0) 0 = unlocked 1 = locked
Signal presence (from FFT)	SREG20(1) 0 = not present 1 = present
AFC lock	SREG20(2) 0 = unlocked 1 = locked
SOF locked	Detected periodic synchronization sequences SREG20(3) 0 = not synchronized 1 = synchronized
Inverse SNR	A measure of noise over signal power. 0 represents a noiseless signal. Valid only when demodulator is locked. SREG21
Carrier frequency offset	Residual frequency offset with respect to the nominal carrier frequency. Includes FFT-based frequency measurement (fixed after acquisition) 32-bit signed integer expressed as $f_{\text{error}} * 2^{30} / f_{\text{symbol rate}}$ SREG22 (LSB) – SREG25 (MSB)
<b>Turbo code decoder monitoring</b>	
Frame error counter	SREG30 (LSB) – SREG33 (MSB)
FEC decoder input BER measurement (Turbo code)	BER measured in the uncoded periodic sync words. Measured over 1024 bits SREG28 (LSB) - SREG29 (MSB)
<b>Viterbi FEC decoder monitoring</b>	
Synchronized	(FEC_DEC_LOCK_STATUS variable) Solid '1' when the Viterbi decoder is locked. '0' or toggling when unlocked. SREG30(0)
Decoder built-in BER	The Viterbi decoder computes the BER on the received (encoded) data stream irrespective of the transmitted bit stream. Encoded stream bit errors detected over a 1000-bit measurement window. SREG31 = bits 7 – 0 (LSB) SREG32 = bits 15 – 8 SREG33 = bits 23 – 16 (MSB)
<b>BER tester monitoring</b>	
Bit error rate	Monitors the BER (number of bit errors over 80,000 received bits) when the modulator is sending a PRBS-11 test sequence. SREG35 (LSB) - SREG38 (MSB)
BER tester synchronized	SREG34(0): 1 when the BERT is synchronized with the received PRBS-11 test sequence.

<b>Transmit SNR calibration</b>	
Measured modulated signal power	SREG54(LSB) SREG55 SREG56(MSB)
Measured AWGN power (Noise bandwidth is twice the modulated signal bandwidth)	SREG57(LSB) SREG58 SREG59(MSB)
Tx saturation	<p>Proper operation is predicated on operating in a linear channel, i.e. one without saturation. Saturation may occur after changing the symbol rate, the signal level or the noise level. Please verify the absence of saturation by reading this status register after adjusting these controls.</p> <p>Saturation occurrence in the last one second window for the following signals:            Bit 0: CPM modulator output            Bit 1: noise I-channel            Bit 2: noise Q-channel            Bit 3: signal + noise, I channel            Bit 4: signal + noise, Q channel</p> SREG39
<b>LAN monitoring</b>	
<b>Parameters</b>	<b>Monitoring</b>
MAC addresses	The 48-bit LAN1 ethernet MAC address is fixed and unique for each transceiver. The LAN2 Ethernet MAC address is incremented by one. SREG40-45
Transmitted to TCP client	Monitors the number of demodulated payload bytes forwarded to the TCP client. 32-bit counter. SREG46 (LSB) to SREG49 (MSB)
Received from TCP client	Monitors the number of payload bytes from the TCP client to the CPM modulator. 32-bit counter. SREG50 (LSB) to SREG53 (MSB)

## ComScope Monitoring


Key internal signals can be captured in real-time and displayed on a host computer using the ComScope feature of the ComBlock Control Center. Click on the  button to start, then select the signal traces and trigger are defined as follows:

Trace 1 signals	Format	Nominal sampling rate	Buffer length (samples)
1: IF Input signal, 200 MHz IF, directly from the ADC	8-bit signed	160 MSamples/s	512
3: Symbol tracking loop: accumulated ST phase correction	8-bit signed	1 sample / symbol	512
4: Multi-symbol detector output	8-bit signed	1 sample / bit	512
Trace 2 signals	Format	Nominal sampling rate	Buffer length (samples)
2: I channel after AGC, frequency translation to baseband, resampling at 4 samples/symbol	8-bit signed	4 samples / symbol	512
3: Carrier tracking loop: accumulated carrier phase correction (4 samples/symbol)	8-bit signed	4 samples / symbol	512
4. Inverse SNR	8-bit unsigned	1 sample / symbol	512

Signals sampling rates can be changed under software control by adjusting the decimation factor and/or selecting the  $f_{clk}$  processing clock as real-time sampling clock.

In particular, selecting the  $f_{clk}$  processing clock as real-time sampling clock allows one to have the same time-scale for all signals.

The ComScope user manual is available at [www.comblock.com/download/comscope.pdf](http://www.comblock.com/download/comscope.pdf).



*ComScope Window Sample: showing PCM/FM received baseband waveform*

## LEDs

LED	Definition
Power	Green when power is applied
Alarm (red)	Red when one of these conditions occur: <ul style="list-style-type: none"> <li>Tx RF frequency synthesizer is out of lock (is the frequency out of range?) (is an external 10 MHz frequency reference required but not supplied?)</li> <li>Rx RF frequency synthesizer is out of lock</li> <li>FPGA is not properly configured</li> </ul>
Tx	Blink green when transmit data is forwarded from LAN to transmitter
Rx	Blink green when receive data is forwarded from receiver to LAN
Tx on	Yellow when the transmitter is on
Sync	Yellow when carrier lock, SOF lock and, when enabled, FEC decoder lock

## Digital Test Points

The test points are only accessible after opening the enclosure. They are intended to be used only for debugging purposes.

Test Point	Definition
TP1 PLL_LOCK	Tx RF frequency synthesizer lock status ('1' when locked)
TP2 DONE	FPGA configured ('1' when successfully configured)
TP3 PLL_LOCK	Rx RF frequency synthesizer lock status ('1' when locked)
TP4 RSSI	Received signal strength indicator. Practical range -70 to -5 dBm after LNA

## Operation

### Power supply

This unit is designed for a +28V DC (18 – 36V) power supply. Power consumption depends somewhat on the configuration. Maximum power consumption: 350mA under 28V. Power supply is through the front-panel connector.

A lower supply voltage, down to 5.6V, can be used when the LNB supply output is unused.


### Frequency reference

Depending on the firmware version loaded, the frequency reference is an external 10 MHz signal supplied through the front panel (-B firmware option) or an internal 19.2 MHz VC-TCXO (-A firmware option).

Both -A and -B firmware options are pre-loaded and can be switched easily.

**Warning: when selected as external frequency reference, the 10 MHz frequency reference must be present prior to powering on the modem.**

Click on the button below to switch between installed firmware options:



### Output 10 MHz frequency reference

A 10 MHz frequency reference signal can be multiplexed with RF signals on the RF input (to an external LNB) and RF output (to an external BUC). The same 10 MHz is also available as an output on the front panel, labeled “10 MHz OUT”. Each one of these three clocks signals can be enabled or disabled by software command.

### Transmitter Inputs

To transmit data, the user must first initiate a TCP connection from a remote TCP client over Gigabit Ethernet (10/100/1000 Mbps). The modem

comprises a TCP server listening at port 1024. The TCP protocol ensures a proper flow control, without any underflow or overflow, as long as the TCP client sends data as fast as allowed by the TCP connection.

## Specifications

[1] IRIG-106 “Telemetry Standard RCC Document 106-07, Chapter 2”, for SOQPSK TG

[2] MIL-STD-188-181B for SOQPSK-MIL

## FSK Modulation

The FSK modulation and its derivatives (CPFSK, MSK, GMSK, GFSK) are best described by the following equations for the modulated signal  $s(t)$ . The first equation describes a phase modulator, with the modulated centered around the center frequency  $f_c$ .

$$s(t) = \sqrt{\frac{2E_s}{T}} \cdot \cos(2\pi f_c t + \theta(t) + \theta_0)$$

where

- $E_s$  is the energy per symbol
- $T$  is the symbol period
- $f_c$  is the center frequency
- $\theta(t)$  is the phase modulation


The COM-1827 implements a continuous phase FSK demodulator. It assumes that there are no phase discontinuities between symbols. The CPFSK phase modulation can be described as:

$$\theta(t) = \frac{\pi h}{T} \int_0^t a_i(t) dt$$

where:

- $h$  is the modulation index. A modulation index of 0.5 yields a maximum phase change of  $\pi/2$  over a symbol.

$a_i$  are the symbols. With 2-FSK, the binary data is represented as  $-1$  (for ‘0’) and  $+1$  (for ‘1’).



*Continuous FSK modulated signal example*


FSK modulation is sometimes characterized by the frequency separation between symbols. The relationship between modulation index  $h$  and frequency separation is  $f_{\text{separation}} = 0.5 h f_{\text{symbol\_clk}}$





## Frequency Sign

By definition, bit ‘1’ is associated with a positive frequency (i.e. phase advance), whereas bit ‘0’ results in a negative frequency (phase decrease).


## Frequency Pulse Shaping Filters

The filter responses are shown below (for 4 samples/symbol)






*MSK (blue) vs GMSK BT=0.3 (red)*




*GMSK BT=0.25*

## Transmit Spectrum


All spectrum captured for 1 Mbits/s.



PCM/FM  $h=0.7$




SOQPSK-TG






SOQPSK-MIL

### BER vs Eb/No

The plot below shows near-theoretical performance for the various demodulators without error correction.



Test condition: +50ppm symbol timing error, 30deg carrier phase error



## Error Correction

Two error correction techniques are available, depending on the loaded firmware:


- Convolutional FEC K=7 rate 1/2, or
- Turbo Code

Check the GUI or status register SREG19(2) to verify which codec is currently active.

The convolutional FEC is only available for rate 1/2 (one redundancy bit for each information bit), whereas the turbo code codec is flexible in its rate configuration.

## RSSI

The RSSI measurements (as reported in status registers SREG5/6) versus the receiver input level is plotted below for the two extreme operational frequencies. The measurements are monotonous between -70 dBm and -5 dBm.



Note: RSSI measurement below -50dBm is affected by the presence of 10 MHz frequency reference when supplied to an external LNB (see control register REG46(2)).

## Receiver Outputs

The receiver supports two output types:

1. A TCP server listening/waiting for a client connection over Gigabit Ethernet (10/100/1000 Mbps) at port 1024. Once the remote client is connected, the receiver forwards the demodulated data stream to the TCP client.

2. A UDP server sending frames to the user-specified destination IP address. UDP frames are sent when upon receiving 1024 bytes of data or after 0.5 second, whichever event comes first. The UDP frame format is as follows:

- 16-bit frame size
- 16-bit frame counter
- 12 null bytes
- up to 1024 data bytes.

## Demodulation Algorithms

Two demodulation algorithms are included:

- **Coherent demodulation**, whereby the carrier phase is recovered and tracked. Trellis decoding using matched filters and soft-output Viterbi algorithm (SOVA) recovers the information bits. The modulation index must be 0.5.

- All other modulation indices are supported through a **non-coherent demodulator** based on matched filters and multi-symbol detection followed by SOVA.

## Frequency Acquisition and Tracking

In the coherent demodulator ( $h = 0.5$ ), an FFT first detects the signal presence and frequency error. After frequency correction, the residual frequency and phase errors are tracked by a conventional Costas loop PLL.

The non-coherent demodulator comprises an automatic frequency control (AFC) loop to acquire and track the residual frequency offset of the modulated signal. The AFC loop can be enabled or disabled by the user.

## Phase Ambiguity Resolution

The SOQPSK demodulator exhibits an inherent 0/90/180/270 phase ambiguity. To resolve this ambiguity, a periodic 32-bit synchronization word (0x5A0FBE66) is transmitted at the start of every frame and detected at the receiver. The frame size depends on the FEC codec selection:

- 2048+32 bit for convolutional code or no FEC, or
- one, two, four or eight turbo code encoder frames

## Bit Timing Tracking

A first order loop is capable of acquiring and tracking bit timing differences between the transmitter and the receiver of at least  $\pm 50$  ppm.

## Customization

The transceiver design can be customized to meet alternate customer requirements. The customizable features are

- Custom radio-frequency bands within 400 MHz– 3GHz at no extra charge.

Customization has to be specified and quoted at the time of order.


## Load Software Updates

From time to time, ComBlock software updates are released.


To manually update the software, highlight the ComBlock and click on the Swiss army knife button.



The receiver can store multiple personalities. The list of personalities stored within the ComBlock Flash memory will be shown upon clicking on the Swiss army knife button.



The default personality loaded at power up or after a reboot is identified by a 'D' in the Default column. Any unprotected personality can be updated while the Default personality is running. Select the personality index and click on the "Add/Modify" button.



The software configuration files are named with the .bit extension. The bit file can be downloaded via the Internet, from the ComBlock CD or any other local file.

The option and revision for the software currently running within the FPGA are listed at the bottom of the advanced settings window.

Two firmware options are available for this receiver:

- A firmware uses an internal VCTCXO frequency reference.
- B firmware option requires an external 10 MHz frequency reference.

## Recovery

The toggle button under the backpanel can be used to

- (a) Prevent the FPGA configuration at power up. This can be useful if a bad FPGA configuration was loaded which resulted in loss of communication with the user.
- (b) Reset the LAN1 IP address to 172.16.1.128.

To prevent the FPGA configuration at power up, turn off power. Toggle the button. Turn on power, wait 1 second, then toggle the button a second time.

To reset the LAN1 IP address to a factory default of 172.16.1.128: Turn on power. Toggle the button, wait at least 30 seconds, during which time the red led blinks, then toggle the button a second time. Wait another 10 seconds, then cycle power off/on.

## Interfaces

10/100/1000 Ethernet LAN for data, monitoring and control	Two RJ45 connectors Supports auto MDIX to alleviate the need for crossover cable.  LAN1 is for monitoring and control only LAN2 is for IP routing
10 MHz frequency reference input	10 MHz frequency reference input for frequency synthesis. Sinewave, clipped sinewave or squarewave. SMA female connector Input is AC coupled. Minimum level 0.6Vpp. Maximum level: 3.3Vpp.
10 MHz frequency reference output	10 MHz frequency reference output generated either from the 10 MHz frequency reference input (-B firmware option) or from the internal TCXO (-A firmware option)
RF Rx	Receiver input. 50 Ohm, SMA female connector. Operating range: -60 to -10 dBm Maximum no damage input level: + 20 dBm  Two other signals can be multiplexed onto the same coaxial connection between the COM-1927 transceiver and an external LNB: <ul style="list-style-type: none"> <li>• 10 MHz frequency reference (software enabled) Level: -2 dBm typ.</li> <li>• 13/18V supply (software enabled)</li> </ul>
RF Tx	Transmitter output. 50 Ohm, SMA female connector. Transmit level: -30 to 0 dBm, user selectable.  One other signal can be multiplexed onto the same coaxial connection between the COM-1927 transceiver and an external BUC: <ul style="list-style-type: none"> <li>• 10 MHz frequency reference (software enabled) Level: 0 dBm typ.</li> </ul>

## Operating input voltage range

Supply voltage	+18V min, +36V max 350mA typ. under +28VDC
Supply voltage (when no LNB 13/18V supply needed)	+5.6V min, +36V max

The positive voltage is on the center pin, the ground on the outer barrel.

## Absolute maximum ratings

Supply voltage	+45 V max
RF input	+20dBm max

## Mechanical Interface

Aluminum enclosure with rubberized end caps.  
L x W x H: 168.5mm x 138.96 mm x 40.98 mm.  
Includes two optional 40mm mounting flanges for mounting to a flat support plate.

## Schematics

The board schematics are available on-line at [http://comblock.com/download/com\\_1900schematics.pdf](http://comblock.com/download/com_1900schematics.pdf)

## Configuration Management

This specification is to be used in conjunction with VHDL software revision 1 and ComBlock control center revision 4.01d and above.

ARM processor firmware version:  
CB1900\_1\_6b.hex 6/20/17

FPGA/VHDL version:  
COM-1927\_001a 1/30/20

It is possible to read back the option and version of the FPGA configuration currently active. Using the ComBlock Control Center, highlight the COM-1927 module, then go to the advanced settings. The option and version are listed at the bottom of the configuration panel.

## Troubleshooting Checklist

Excessive power consumption:

- The receiver input is capable of supplying 13/18V DC to an external LNB. When using RF attenuators at the input in a RF loopback test, please make sure to use a DC block between the RFin and the attenuator.


Demodulator can't achieve lock even at high signal-to-noise ratios:

- Make sure the modulator baseband I/Q signals do not saturate, as such saturation would strongly distort the modulation phase information. (this is a phase demodulator!)

## VHDL code / IP core

The FPGA code is written in VHDL. It does not use any third-party software. It occupies the following FPGA resources:

TC codec case:



Convolutional FEC case:

Resource	Utilization	Available	Utilization...
LUT	26921	63400	42.46
LUTRAM	69	19000	0.36
FF	28205	126800	22.24
BRAM	43	135	31.85
DSP	49	240	20.42
IO	133	285	46.67
BUFG	12	32	37.50
MMCM	4	6	66.67
PLL	1	6	16.67

The maximum symbol rate is limited by

- The FPGA technology. For example nearly 40 MSymbols/s for Xilinx Artix 7 –1 speed (XC7A100T-1)
- The receiver IF band-pass filter (40 MHz bandwidth)

The IP core, which includes all VHDL source code, can be purchased separately. It is not needed to operate the ready-to-use COM-1927 transceiver.

## ***ComBlock Ordering Information***

COM-1927 L/S-band continuous-mode CPM transceiver

ECCN: 5A001.b.3

PLEASE SPECIFY AT THE TIME OF ORDER:

1. MAXIMUM TRANSMIT FREQUENCY  
(for harmonics rejection filter)
2. RECEIVE FREQUENCY RANGE  
(MIN/MAX)

MSS • 845 Quince Orchard Boulevard Ste N•  
Gaithersburg, Maryland 20878-1676 • U.S.A.  
Telephone: (240) 631-1111  
Facsimile: (240) 631-1676  
E-mail: sales@comblock.com

