


Viterbi Decoder



Features

- Hard or soft decoder with configurable soft bit widths
- Parameterisable generator polynomials
- Parameterisable code Constraint length
- Parameterisable trace-back length
- Support erasures (code puncturing)
- Fully synchronous design using only one clock
- 1 decoded bit per clock cycle throughput
- Automatic internal metric rescaling
- Low latency
- Optimised design allowing high-speed operation
- User friendly control interface
- Silicon verified in multiple devices
- Suitable for WLAN (802.11a/g, 802.16), DVB and other OFDM standards
- VHDL implementation allowing use in any FPGA/ASIC architecture

Deliverables

- Netlist or synthesizable RTL source code in VHDL
- Comprehensive verification test bench and vectors in VHDL
- Integration documentation and user guide

Overview

Viterbi decoders are commonly used to decode convolutional codes in communications systems. This Viterbi Decoder is a fully parallel implementation which gives fast data throughput. The decoder is targeted for WiMAX and Wireless LAN applications.

Input symbol metric pairs are decoded into output data bits by the maximum likelihood Viterbi processor core. Decoder supports both hard and soft inputs.

This decoder supports configurable traceback buffer size allowing performance to be fine tuned for different applications.

Codes with symbol erasures (punctured code) can be decoded by this decoder.

This decoder is written in VHDL, capable of being used on any FPGA/ASIC architecture.

Performance¹

The following is the resource utilisation summary on a Spartan-3E part for the WiMAX ½ rate, constraint length 7, generator polynomial (171,131), Traceback length = 96 hard decision decoder.

Slices	Block RAMs	Flip Flops
1690	0	1160

The following is the resource utilisation summary on a Spartan-3E part for the WiMAX ½ rate, constraint length 7, generator polynomial (171,131), Traceback length = 96 soft decision decoder (3bit soft inputs).

Slices	Block RAMs	Flip Flops
2790	1	1900

Note 1: Resource utilisation as reported by Xilinx ISE synthesiser. Utilisation may vary depending on application. Block RAM usage depends on input buffer size and traceback buffer size. Maximum core clock rate depends on application.

Specifications subject to change without notice. Information provided is believed to be accurate and reliable. However, no responsibility is assumed by Paragon or Industrial Research for its use. All company and product names are trademarks or registered trademarks of their respective owners. All rights reserved. Copyright © 2011 Paragon Electronic Design Limited.