

1 Scope

Several new ComBlock modules support high-speed communications with a host computer over a standard USB 2.0 connection. These ComBlock modules can be used as

- (a) Ready-to-use application-specific ComBlocks, or
- (b) Development platforms with user-developed code.

This manual addresses both use cases.

Users of ready-to-use application-specific ComBlocks should read the following sections: [“Architecture”](#), [“Windows Device Driver Installation”](#) and [“Applications”](#).

Developers should also read the sections on USB NGC component. This component implements the USB communication protocol (Serial Interface Engine SIE) for a USB peripheral within an FPGA.

The current implementation is subject to the following limitations:

- USB 2.0 peripheral communicates with the user applications through two independent bi-directional data streams.
- Each data stream consists of two endpoints for bulk data transfer between ComBlock and host PC.
- Windows XP/2000 device driver.

Throughput:


The USB 2.0 peripheral sustained (average) throughput was measured using one-way data transfer benchmarks as shown below:

Throughput test conditions	Throughput
High speed. Host computer: Intel Pentium 4 2.8 GHz. C runtime application, no hard disk data transfers. No other application running.	86 Mbits/s (either direction)
Full speed.	6.5 Mbits/s

Host computer: AMD Duron processor 850 MHz. C runtime application, no hard disk data transfers. No other applications running.	(either direction)
---	--------------------

2 Architecture

The end-to-end communication architecture between a host computer and the ComBlock module as a USB peripheral is illustrated below:



*Blue: supplied hardware
Green: supplied ready-to-use software
Yellow: Source code examples*


Host side (PC):

In order for a user to setup a USB 2.0 connection between the host computer and a ComBlock, the user must first create a Java or C/C++ application. The Java application calls simple methods described in the [Java Application Programming Interface \(API\)](#) described further in this document.

C/C++ applications can call drivers functions directly as described in the [C/C++ Application](#) described further in this document.

Peripheral side (ComBlock):

On the peripheral side, the USB connection is implemented partly within a PHY integrated circuit and partly within the FPGA as illustrated below:




Block Diagram of ComBlock with USB 2.0 Peripheral

Supplied Components:

The **USB 2.0 software package** provides software to help users and developers create USB high-speed communication between the ComBlock platform and a host PC. The software components include the following:

- Windows device driver for XP/2000 (.sys and .inf files)
- Java API, DLL and simple application code example
- C/C++ simple application code example
- USB20 NGC component for integration within the VHDL code



The **USB 2.0 software package** is available in the ComBlock CD and can also be downloaded from www.comblock.com/download/usb20.zip

USB Capable ComBlock Platforms

The ComBlock Platforms currently capable of high-speed USB 2.0 connections are listed below:

- COM-1100
- COM-1200
- COM-1400

VHDL top-level code examples (templates) for these ComBlock platforms are available from the ComBlock CD and ComBlock website (www.comblock.com/download).


3 Windows Device Driver Installation

A pre-requisite for the Windows Device Driver Installation is that the FPGA firmware (.mcs file) must be first loaded into the FPGA.

When connecting the ComBlock for the first time user is prompted for new hardware installation. Follow the step-by-step instructions shown below each screen shot.




Select No, not this time and click on Next.



Make sure to check “Install from a list or specific location (Advanced)”. Click on Next.

The next window will let the user specify the driver location for the new hardware.



Check “Search for the best driver in these locations” and “Include this location in the search”. Use the Browse button to highlight the directory where the .sys and .inf files are (...\\Windows Driver) located. Click on Next.

A window may pop up to warn the user that the hardware and driver have not been tested officially for Microsoft Windows operating systems.




Click on “Continue anyway”.

The last window for the New Hardware Wizard should appear, as shown below, for a successful installation.



At this point, the driver for ComBlock has been successfully installed and next time the ComBlock is plugged in, the system automatically finds appropriate driver. With the driver installed, the user can talk to the ComBlock, using the API.

An easy way to verify the proper installation is to go to the Windows device manager (Control Panel -> System -> Hardware -> Device Manager). Once powered and properly connected over USB, all the ComBlocks will show up under the “Other devices” category as “comblock_usb”.



Note: At this time, the Windows driver for the ComBlock is installed for the specific USB port that it is attached to. If the ComBlock is attached to a different port, the Operating system will prompt the user to install the driver again.

4 Applications

4.1 Java API

The Java API is documented in the [... \Java \API \USB.html](#) document found in the [USB 2.0 software package](#).

The user applications can transfer data using `UsbRead` and `UsbWrite` function calls.

The DLL ([... \Java \simpleappJava \usbcpp.dll](#)), which links the Java application to the drivers, is provided in the [USB 2.0 software package](#).

Polling is the primary method for transferring data from the USB peripheral to the user application (as opposed to interrupt which is not supported). Polling is achieved by attempting to read data from the USB peripheral using the `UsbRead` function call. The user application can poll as frequently as it needs. If no data is present in the USB peripheral, the `UsbRead` function will return 0. Otherwise, it will return the number of bytes actually read into the read buffer.

The user application supplies buffers for data transfer using the `UsbRead` and `UsbWrite` function calls. The minimum and maximum buffer sizes are:

- 1 to 4096 bytes for write
- 64 to 4096 bytes for full speed read
- 128 to 4096 bytes for high speed read

The `UsbRead` and `UsbWrite` functions return the number of bytes actually transferred, depending on flow control and the availability of data. For example, `UsbRead` may return 1 if only one byte was read from the USB peripheral.

4.2 C/C++ Application


The C++ application can transfer data using the `DeviceIoControl` function call.

Application example can be found at [... \CPP \simpleappCpp \simpleappCpp.dsw](#)


The buffer size limitations are the same as for Java.

4.3 Addressing Multiple ComBlocks

Multiple ComBlocks can be attached to a Host PC. Each ComBlock can be identified by a unique device name assigned when it is attached. The device name would be “comblock_usb_X” where X is a number starting with 0 and it depends on the order in which the ComBlock has been attached. The user applications can communicate with any of the ComBlocks exclusively by addressing them with the device name.



Sample communication model 1: Two user applications communicating with two ComBlocks over two USB cables.



Sample communication model 2: One user application communicating with two ComBlocks over two USB cables.


5 USB 2.0 Peripheral

The USB20.ngc NGC component for the FPGA implementation of the USB 2.0 SIE is supplied with the ComBlock hardware. This code implements the following:


- High Speed (480 Mbits/s) and Full Speed (12 Mbits/s) data transfer. Speed selection is done automatically by auto-negotiation between the host PC and this peripheral.
- Two independent data streams for communication between the host and the ComBlock
 - Data Stream 1 consists of endpoints 1 and 2
 - Data Stream 2 consists of endpoints 3 and 4
- Endpoints 1 and 3: can be used to read from the ComBlock
- Endpoints 2 and 4: can be used to write to the ComBlock

“Endpoint is a simplex connection that supports data flow in one direction”.

The data streams are to be used in conjunction with Java or C/C++ applications. The user applications can communicate with either of the two data streams or both.



Sample communication model 3: Two user applications communicating with two independent data streams on a single ComBlock over a single USB cable.



Sample communication model 4: One user application communicating with two independent data streams on a single ComBlock over a single USB cable.

6 FPGA/VHDL Development

This section describes how to create a custom application that makes use of the high-speed USB 2.0 connection on ComBlock FPGA-based development platforms. [Users of ready-to-use application-specific ComBlock modules can skip this section.](#)

This section focuses exclusively on the peripheral side of the USB connection.


6.1 Peripheral Architecture

6.1.1 Overview

The USB peripheral is compliant with the USB 2.0 specification that allows for high data transfer throughputs. The hardware supports both the Full Speed (FS) mode for USB operation at 12 Mbits/s and the High Speed (HS) mode for USB operation at 480 Mbits/s. The Low Speed mode is not supported.

6.1.2 USB peripheral implementation

The USB peripheral implementation is divided into two sections: a very high-speed physical layer, mostly analog processing (USB transceiver macrocell), and a lower speed digital section comprised of the serial interface engine (SIE), the SIE controller, and the end-point logic. The physical layer is implemented by a specific PHY integrated circuit (SMSC GT3200) whereas the digital processing is implemented within the FPGA.



The interface between the FPGA and the USB 2.0 PHY transceiver is a standard as described by the “USB 2.0 Transceiver Macrocell Interface (UTMI) Specifications”, Version 1.05 3/29/2001 found at www.usb.org

The ComBlock is a self-powered device and does not draw power from the USB peripheral.

The USB PHY (SMSC GT3200) interfaces exclusively with the USB20 component. No other interface signaling is needed.

Data is exchanged between the USB20 component and the application through a 16Kbit dual-port (elastic) buffer in each direction. Hence the application-processing clock (CLK_P) can be selected independently of the USB20 60 MHz clock USB_CLK60G. [Note: application clock must be faster].

6.2 Driver Installation

Upon insertion of a ComBlock through a USB port, the USB bus driver will read the device descriptor, in particular, the vendor ID and product ID, from the FPGA. Then it searches through the system registries to find matches with the vendor ID and product ID. For the first-time installation of a USB peripheral, the operating system will discover that the vendor ID and product ID are new to the system registries. The user will be directed through a new hardware installation. The New Hardware Wizard will check the INF file in the specified directory to see if it matches the vendor ID and product ID the host read from the hardware. If matching, the host will find the required drivers (.sys) defined in the .inf file, and copies the drivers to a location described in the .inf file (C:\WINDOWS\system32\drivers by default).

At this point, the .inf and .sys files will be copied by the operating system, and the system registry will be updated to include this new entry. Next time the ComBlock is plugged in; the system automatically finds it in the registry and links the ComBlock to the appropriate driver.

6.3 USB20 NGC Component

A NGC component encapsulating the USB serial interface engine (SIE) is provided as part of the ComBlock VHDL code template. The SIE works in conjunction with the Windows XP/2000 OS drivers to establish a virtual channel between the ComBlock and a host computer.

6.3.1 User Interface

The component is described primarily by its interface definition:

```
entity USB20 is
  port (

--// Clocks Resets
ASYNC_RESET: in std_logic;
USB_CLK60G: in std_logic;
  -- reference clock. 60 MHz.
  -- Supplied by the SMSC GT3200 IC (CLKOUT)
  -- Generally not used outside of this component.
  -- Global clock (BUFG MUST be instantiated outside).
CLK_P: in std_logic;
  -- Main processing or I/O clock used outside of this component.
  -- All application interface signals are synchronous with CLK_P
  -- Key assumption: CLK_P is slightly faster than USB_CLK60G/2.
  -- Other key assumption: CLK_P < 4 * CLK60G

--// USB PHY interface (SMSC GT3200 IC)
-- Direct connection between the USB20 component and the USB
-- PHY. Synchronous with USB_CLK60G clock
USB_RESET: out std_logic;
USB_DATABUS16_8: out std_logic;
USB_SUSPENDN: out std_logic;
USB_XCVRSELECT: out std_logic;
USB_TERMSELECT: out std_logic;
USB_OPMODE: out std_logic_vector(1 downto 0);
  -- operational mode
  -- 00 = normal operation
  -- 01 = non-driving (all terminations removed)
  -- 10 = disable bit stuffing and NRZI encoding (unused)
  -- 11 = reserved (unused)
USB_LINESTATE: in std_logic_vector(1 downto 0);
USB_TXVALID: out std_logic;
USB_TXREADY: in std_logic;
USB_VALIDH: inout std_logic;
  -- VALIDH is not used in 8-bit mode
USB_RXVALID: in std_logic;
USB_RXACTIVE: in std_logic;
USB_RXERROR: in std_logic;
USB_DATA_IN: in std_logic_vector(7 downto 0);
USB_DATA_OUT: out std_logic_vector(7 downto 0);
  -- time critical. User should add OFFSET OUT constraints in the
  -- constraint editor.
USB_VBUS_SENSE: in std_logic;

--// Data Stream 1
-- Synchronous with CLK_P clock
DATA1_OUT: out std_logic_vector(7 downto 0);
DATA1_OUT_SAMPLE_CLK: out std_logic;
  -- read DATA1_OUT at rising edge of CLK_P when
  -- DATA1_OUT_SAMPLE_CLK = '1'
DATA1_OUT_BUFFER_EMPTY: out std_logic;
DATA1_OUT_SAMPLE_CLK_REQ: in std_logic;
  -- requests data. If no data is available in the buffer, the
  -- DATA1_OUT_SAMPLE_CLK will stay low.
  -- (flow control)

DATA1_IN: in std_logic_vector(7 downto 0);
DATA1_IN_SAMPLE_CLK: in std_logic;
  -- read DATA1_IN at rising edge of CLK_P when
  -- DATA1_IN_SAMPLE_CLK = '1'
DATA1_IN_SAMPLE_CLK_REQ: out std_logic;
  -- requests data when the input elastic buffer is less than half full.
  -- (flow control)

--// Data Stream 2
-- Synchronous with CLK_P clock
DATA2_OUT: out std_logic_vector(7 downto 0);
DATA2_OUT_SAMPLE_CLK: out std_logic;
```

```
  -- read DATA2_OUT at rising edge of CLK_P when
  -- DATA2_OUT_SAMPLE_CLK = '1'
DATA2_OUT_BUFFER_EMPTY: out std_logic;
DATA2_OUT_SAMPLE_CLK_REQ: in std_logic;
  -- requests data. If no data is available in the buffer, the
  -- DATA2_OUT_SAMPLE_CLK will stay low.
  -- (flow control)
DATA2_IN: in std_logic_vector(7 downto 0);
DATA2_IN_SAMPLE_CLK: in std_logic;
  -- read DATA2_IN at rising edge of CLK_P when
  -- DATA2_IN_SAMPLE_CLK = '1'
DATA2_IN_SAMPLE_CLK_REQ: out std_logic;
  -- requests data when the input elastic buffer is less than half full.
  -- (flow control)

--// Test Points
USB_TP: out std_logic_vector(10 downto 1)
  -- bit 1: speed after auto-negotiation with host PC: '1' if high-speed.
  -- bit 2: speed after auto-negotiation with host PC: '1' if full-speed.
  -- bit 3: valid SETUP message (PID valid, CRC5 valid).
  -- SETUP is the first message from the host PC to this USB peripheral
  -- bit 4: Host asks to read the descriptor table.
  -- bit 5: data stream 2 input, elastic buffer write pointer LSB
  -- (address bit 0)
  -- bit 6: data stream 2 input, elastic buffer read pointer LSB
  -- (address bit 0)
  -- bit 7: data stream 2 input, elastic buffer write pointer MSB
  -- (address bit 10)
  -- bit 8: data stream 2 input, elastic buffer read pointer MSB
  -- (address bit 10) Useful in checking flow control
  -- bit 9: data stream 2 output, elastic buffer write pointer MSB
  -- (address bit 10)
  -- bit 10: data stream 2 output, elastic buffer read pointer MSB
  -- (address bit 10) Useful in checking flow control

-- Other useful test points available at the component interface:
-- VBUS_SENSE. Goes high upon cable being plugged in at both ends
-- USB_RXERROR: USB PHY detects receive errors
-- USB_CLK60G: 60 MHz reference clock from the USB PHY through
-- global buffer. Useful in checking input and output signal timing.
-- USB_RXVALID from PHY (useful in checking the input timing
w.r.t. USB_CLK60G.
);
end entity;
```

6.3.2 USB Device Descriptors

Several data structures (descriptors) are stored in non-volatile memory within the ComBlock. They are read by the host computer operating system upon attaching the ComBlock to the host USB port.

The NGC USB20 component includes the standard descriptors listed below. The user cannot modify them. The descriptors below may be of use for software developers who want to develop a driver for the host computer. [Readers intending to use the supplied Windows driver can skip this section.](#)

<i>Device Descriptor</i>		
<i>Offset</i>	<i>Data (hex)</i>	<i>Description and interpretation</i>
0	12	Size of this descriptor in bytes
1	01	DEVICE descriptor type
2	00	USB specification release 2.00
3	02	(High-speed capable device)
4	FF	Vendor-specific class (not registered)

		with USB-IF)
5	FF	Vendor-specific subclass class (not registered with USB-IF)
6	FF	Vendor specific protocol class (not registered with USB-IF)
7	40	Maximum packet size for endpoint zero (64 when operating at high-speed)
8	00	Vendor ID
9	00	
10	04	Product ID
11	00	
12	00	Device release number 1.00
13	01	
14	00	Index of string descriptor describing manufacturer
15	00	Index of string descriptor describing product
16	00	Index of string descriptor describing the device's serial number. (No string)
17	01	Number of possible configurations at the current operating speed

Device Qualifier Descriptor		
Offset	Data (hex)	Description and interpretation
0	0A	Size of this descriptor in bytes
1	06	Device qualifier type
2	00	USB specification release 2.00 (High-speed capable device)
3	02	
4	FF	Vendor-specific class (not registered with USB-IF)
5	FF	Vendor-specific subclass class (not registered with USB-IF)
6	FF	Vendor specific protocol class (not registered with USB-IF)
7	08	Maximum packet size for endpoint zero for other speed (8 when operating at high-speed)
8	00	Number of other-speed configurations
9	00	Reserved for future use.

Configuration Descriptor		
Offset	Data (hex)	Description and interpretation
0	09	Size of this descriptor in bytes
1	02	CONFIGURATION descriptor type
2	2E	Total length of data returned for this configuration (this configuration + one interface descriptor + four endpoints)
3	00	
4	01	Number of interfaces supported by this configuration
5	01	Configuration number
6	00	Index of string descriptor describing this configuration (no string)
7	D6	Self-powered.

8	00	Does not use power from the USB bus.
---	----	--------------------------------------

Other_Speed_Configuration Descriptor		
Offset	Data (hex)	Description and interpretation
0	09	Size of this descriptor in bytes
1	07	Other_Speed_Configuration descriptor type
2	2E	Total length of data returned for this configuration
3	00	
4	01	Number of interfaces supported by this configuration
5	01	Configuration number
6	00	Index of string descriptor describing this configuration (no string)
7	D6	Self-powered.
8	00	Does not use power from the USB bus.

Interface Descriptor 0		
Offset	Data (hex)	Description and interpretation
0	09	Size of this descriptor in bytes
1	04	INTERFACE descriptor type
2	00	Number of this interface
3	00	Alternate settings
4	04	Number of endpoints (excluding endpoint 0 default control pipe)
5	FF	Interface class code
6	FF	Interface subclass code
7	FF	Interface protocol
8	00	Index of string descriptor

Endpoint Descriptor 1 (device to host direction)		
Offset	Data (hex)	Description and interpretation
0	07	Size of this descriptor in bytes
1	05	ENDPOINT descriptor type
2	81	IN
3	02	Attribute: Bulk, data endpoint
4	40	Maximum packet size: 64
5	00	
6	00	No polling in this direction

Endpoint Descriptor 2 (host to device direction)		
Offset	Data (hex)	Description and interpretation
0	07	Size of this descriptor in bytes
1	05	ENDPOINT descriptor type
2	02	OUT
3	02	Attribute: bulk, data endpoint
4	40	Maximum packet size: 64
5	00	
6	00	No polling in this direction

Endpoint Descriptor 3 (device to host direction)		
Offset	Data (hex)	Description and interpretation
0	07	Size of this descriptor in bytes

1	05	ENDPOINT descriptor type
2	83	IN
3	02	Attribute: Bulk, data endpoint
4	40	Maximum packet size: 64
5	00	
6	00	No polling in this direction

<i>Endpoint Descriptor 4 (host to device direction)</i>		
<i>Offset</i>	<i>Data (hex)</i>	<i>Description and interpretation</i>
0	07	Size of this descriptor in bytes
1	05	ENDPOINT descriptor type
2	02	OUT
3	04	Attribute: bulk, data endpoint
4	40	Maximum packet size: 64
5	00	
6	00	No polling in this direction

6.3.3 Constraint File

Timing of the 60 MHz interface between the NGC component and the USB PHY is critical. The following constraints should be added in the .ucf constraint file (using the PACE editor for example) to ensure proper timing:

```
NET "USB_CLK60" TNM_NET = "USB_CLK60";
TIMESPEC "TS_USB_CLK60" = PERIOD
"USB_CLK60" 16 ns HIGH 50 %;
# 60 MHz clock period is 16.666 ns
```

```
NET "USB_TXVALID" OFFSET = OUT 10 ns AFTER
"USB_CLK60" ;
NET "USB_DATA_OUT<0>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<1>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<2>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<3>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<4>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<5>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<6>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
NET "USB_DATA_OUT<7>" OFFSET = OUT 10 ns
AFTER "USB_CLK60" ;
# requested output delay for the DATA_OUT bus and
USB_TXVALID is 10ns. 11 ns is generally acceptable.
```

```
NET "USB_DATA_OUT<0>" LOC = "FPGA pin
number" | DRIVE = 24 | SLEW = FAST ;
NET "USB_DATA_OUT<1>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
NET "USB_DATA_OUT<2>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
```

```
NET "USB_DATA_OUT<3>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
NET "USB_DATA_OUT<4>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
NET "USB_DATA_OUT<5>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
NET "USB_DATA_OUT<6>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
NET "USB_DATA_OUT<7>" LOC = "FPGA pin
number " | DRIVE = 24 | SLEW = FAST ;
# Increase the output drive for DATA_OUT to
minimize the output delay.
```

6.3.4 Synthesis Statistics

The FPGA size occupied by the USB20 component is as follows (and percentage utilization in the case of a Xilinx Virtex-2 1000 FPGA):

```
Logic Utilization:
Number of Slice Flip Flops: 620 out of 10,240 6%
Number of 4 input LUTs: 1,351 out of 10,240 13%
Logic Distribution:
Number of occupied Slices: 854 out of 5,120 16%
Number of Slices containing only related logic: 854 out of
854 100%
Number of Slices containing unrelated logic: 0 out of
854 0%
Total Number 4 input LUTs: 1,449 out of 10,240 14%
Number used as logic: 1,351
Number used as a route-thru: 98
Number of Block RAMs: 5 out of 40 12%
```

Total equivalent gate count for design: 342,354

7 Troubleshooting help

In case of any problems encountered during the communication setup please try the following:

- Check the version number of the driver to be 2.0 or above (Go to - Control Panel -> System -> Hardware -> Device Manager -> Other Devices -> comblock_usb -> Driver)
- Make sure the cable is not too long typically around not more than 5 feet.
- The cable has to be USB 2.0 compliant

During FPGA integration, the following test points can be of some help in debugging a non-responsive USB connection:

- VBUS_SENSE goes high when a cable connects the ComBlock module and a computer. This low-tech test point is simply based on the detection of +5V on the cable.

- b) The outcome of the speed auto-negotiation is shown on USB_TP(1) ('1' if high-speed) or USB_TP(2) ('1' if full-speed).
- c) Following speed auto-negotiation, activity on test point USB_TP(3) indicates that error-free data packets are received over the USB connection by the ComBlock.
- d) The host computer then tries to read the descriptor tables to identify which driver to load. This is visible by activity on test point USB_TP(4).
- e) Some read failures are detected by the PHY and flagged by the USB_RXERROR signal.
- f) Failure of the host to read the descriptor table (and thus inability to load the proper driver) could be traced to excessive delay when the 8-bit output data is transferred from the FPGA to the USB PHY. Probe DATA (7:0) and compare with the 60 MHz reference clock at the PHY. The DATA signal should be stable 8 ns before the rising edge of the 60 MHz reference clock. If so, timing constraints should be adjusted in the constraint file.
- g) Flow control issues between the user VHDL code and the USB connection can be traced by looking at the most significant address bits of the elastic buffers embedded within the USB component. See test points USB_TP(10:5). When properly working, the most significant address bits on the read side and write side of the elastic buffer should move in unison (i.e. the read pointer never passes the write pointer).